Altera DE2-115 - Chapter 7 Appendix; Revision History; Copyright Statement

115
Chapter 7
Appendix
7
7
.
.
1
1
R
R
e
e
v
v
i
i
s
s
i
i
o
o
n
n
H
H
i
i
s
s
t
t
o
o
r
r
y
y
Version
Change Log
V1.0
Initial Version (Preliminary)
V1.01
VGA Vertical Timing table correction
SDRAM Table reference modification
V1.02
Modify Table4-15 Header info.
V1.03
Modify section 6.3 demo description
7
7
.
.
2
2
C
C
o
o
p
p
y
y
r
r
i
i
g
g
h
h
t
t
S
S
t
t
a
a
t
t
e
e
m
m
e
e
n
n
t
t
Copyright © 2010 Terasic Technologies. All rights reserved.