Bridgetek FT801 - Page 80

FT800 Series Programmer Guide
Version 2.1
Document Reference No.: BRT_000030 Clearance No.: BRT#037
80
Product Page
Document Feedback Copyright © Bridgetek Limited
Register Definition 75 REG_TRIM Definition
31 5 4 0
Address: 0x10256C Reset Value: 0x0
REG_TRIM Definition
Note: Please check the application note AN_299_FT800_FT801_Internal_Clock_Trimming
for more details.
Bit 0 - 4: These bits are set to trim the interanl clock.
Bit 5 - 31: Reserved
Reserved
R/W