Bridgetek FT801 - Page 79

FT800 Series Programmer Guide
Version 2.1
Document Reference No.: BRT_000030 Clearance No.: BRT#037
79
Product Page
Document Feedback Copyright © Bridgetek Limited
Register Definition 73 REG_FRAMES Definition
31 0
Address: 0x102404
Reset Value: 0x00000000
Read Only
Bit0 - 31: These bits are set to zero after reset. The register counts the number of screen
frames. If the refresh rate is 60Hz, it will wrap up till about 828 days after reset.
REG_FRAMES Definition
Register Definition 74 REG_ID Definition
31 8 7 0
Address: 0x102400
Reset Value: 0x7C
Bit0 - 7: These bits are the built-in register ID. The host can read it to determine if the chip is
FT800. The value shall always be 0x7C.
Reserved
RO
REG_ID Definition