Epson CMOS 32-Bit Single Chip Microcomputer S1C33L03 User Manual

I OUTLINE: INTRODUCTION
S1C33L03 FUNCTION PART EPSON B-I-1-1
A-1
B-I
Intro
I-1 INTRODUCTION
The Function Part gives a detailed description of the various function blocks built into the Seiko Epson original
32-bit microcomputer S1C33L03.
The S1C33L03 employs a RISC type CPU, and has a powerful instruction set capable of compilation into compact
code, despite the small CPU core size.
The S1C33L03 has the following features:
•Small CPU core: 25K gates
•Fast and high performance: DC to 50 MHz operation
•Strong instruction set: 16-bit fixed length, 105 basic instructions
•Execution cycle: Major instructions are executed in 1 cycle per instruction
•MAC function: 16 bits × 16 bits + 64 bits, 2 clock per MAC (25 MOPS in 50 MHz)
•Registers:32 bits × 16 general registers and 32 bits × 5 special registers
•Memory space: 256M bytes (28 bits) linear space, code-data-IO shared type
•External bus I/F: 15 configurable memory areas
Direct connection to external memory
•Interrupts: Reset, NMI, up to 128 external interrupts, 4 software interrupts, 2 exceptions
•Reset, boot: Cold reset, hot reset
•Power down mode: Sleep, Halt
•Others: Little endian (partial big endian can be configured)
Harvard architecture (fetch, load/store parallel execution)
•User logic interface: Programmable wait state (up to 7 cycles)
#WAIT pin hand shake is possible.
Large memory space for the user logic (up to 16M bytes)
BCU configuration registers allow internal use of the external areas (Areas 4 to 18).
Many interrupt requests from the user logic are acceptable.

Epson CMOS 32-Bit Single Chip Microcomputer S1C33L03 Specifications

General

Brand	Epson
Model	CMOS 32-Bit Single Chip Microcomputer S1C33L03
Category	Computer Hardware
Language	English