EasyManuals Logo

Intel Agilex 7 FPGA I-Series User Manual

Intel Agilex 7 FPGA I-Series
58 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #17 background imageLoading...
Page #17 background image
Qsys Memory Map
The Qsys Memory Map control shows the memory map of bts_config.sof design
running on your board.
4.2.5. The XCVR Tab
The XCVR tab allows you to run transceiver tests on your board. You can run the test
using either electrical loopback modules or optical fiber modules.
4.2.5.1. The QSFPDD NRZ Tab
Figure 9. The QSFPDD-01 NRZ Tab
Figure 10. The QSFPDD-23 NRZ Tab
The following sections describe controls in the QSFPDD NRZ tab.
Status
The Status control displays the following status information during the loopback test:
4. Board Test System
776646 | 2023.05.31
Send Feedback
Intel Agilex
®
7 FPGA I-Series Transceiver (6 × F-Tile) Development Kit User
Guide
17

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Agilex 7 FPGA I-Series and is the answer not in the manual?

Intel Agilex 7 FPGA I-Series Specifications

General IconGeneral
BrandIntel
ModelAgilex 7 FPGA I-Series
CategoryMicrocontrollers
LanguageEnglish

Related product manuals