EasyManua.ls Logo

Intel Agilex 7 FPGA I-Series - Page 49

Intel Agilex 7 FPGA I-Series
58 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Intel Agilex 7 I-Series development kit supports OSFP ports. OSFP port fans out from
the Intel Agilex 7 I-Series FPGA F-tile (FHT). The FHT Tile from bank 13B and 13C can
run up to 400 Gbps (50 G x 8) PAM4 in DK-SI-AGI040FES. 4 FHT lanes from bank 13B
+ 4 FHT lanes from bank 13C are terminated directly to OSFP connector lanes [0:7]
(J45).
Note: OSFP works up to 800 Gbps (100 G x 8) PAM4 in DK-SI-AGI040EA.
Table 21. OSFP (13B+13C)
Schematic Signal Names Description
OSFP_LPW_PRSNT_N
Initial mode/Module Present
OSFP_INT_RST_N
Interrupt/Reset
I2C_OSFP_3V3_SCL
I
2
C clock
I2C_OSFP_3V3_SDA
I
2
C data
OSFP_TX[0:7]_DP/DN
Transceiver TX
OSFP_RX[0:7]_DP/DN
Transceiver RX
SFP
Intel Agilex 7 I-Series development kit supports 4x SFP ports. SFP port fans out from
the Intel Agilex 7 I-Series FPGA F-tile (FGT). All 4 channels can run up to 1 Gbps/each
SFP channel.
Table 22. SFP (12C/J77)
Schematic Signal Names Description
SFP3_TX_DISABLE Transmitter Disable
SFP3_RATE_SEL Module Rate Select 0
SFP3_MOD0_PRSNT_N Module Present
SFP3_LOS Loss of Signal
SFP3_TX_FAULT Transmitter Fault Indication
SFP3_RS1 Module rate select 1
SFP3_MOD0_SCL I
2
C clock
SFP3_MOD0_SDA I
2
C data
SFP3_TX_DP/DN Transceiver TX
SFP3_RX_DP/DN Transceiver RX
SFP2_TX_DISABLE Transmitter Disable
SFP2_RATE_SEL Module Rate Select 0
SFP2_MOD1_PRSNT_N Module Present
SFP2_LOS Loss of Signal
SFP2_TX_FAULT Transmitter Fault Indication
SFP2_RS1 Module rate select 1
SFP2_MOD1_SCL I
2
C clock
continued...
A. Development Kit Components
776646 | 2023.05.31
Send Feedback
Intel Agilex
®
7 FPGA I-Series Transceiver (6 × F-Tile) Development Kit User
Guide
49

Table of Contents

Related product manuals