EasyManua.ls Logo

Panasonic TH-103PF9EK - Interconnection (5 of 8) Diagram

Panasonic TH-103PF9EK
121 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
13.6. Interconnection (5 of 8) Diagram
57
45
DOUTUB[24]
40
18
37
DOUTUC[22]
9
24
41
DOUTDA[22]
DOUTDB[30]
46
DOUTUA[28]
25
66
DOUTDC[31]
DOUTUC[25]
68
10
DOUTDC[30]
59
50
38
16
3
DOUTUA[25]
11
56
1
19
58
13
54
39
50
7
27
16
29
45
DOUTDA[24]
37
64
24
PCDY
25
DOUTDA[25]
68
DOUTDB[23]
43
5
59
LEDY
51
32
53
20
DOUTDC[23] 36
DOUTUC[27]
15
DOUTUA[30] DOUTUC[23]
60
61
52
DOUTUC[31]
6
65
DOUTUB[27]
DOUTUC[24]
14
63
43
4
51
55
8
53
30
DOUTUA[29]
34
60
DOUTDC[27]
22
17
DOUTUC[26]
28
23
44
DOUTDB[27]
35
2
DOUTDA[30]
DOUTDB[31]
39
67
DOUTUB[30]
CLKD6(+)
27
+5V_DET
42
DOUTUA[23]
29
DOUTDA[28]
61
CY0
DOUTUC[28]
DOUTDA[23]
6
21
DOUTUA[27]
14
DOUTUB[26]
31
DOUTDB[28]
+5V_DET
DOUTUA[24]4
DOUTDA[27]
DOUTDB[26]
CLKU7(-)
DSLR
CLKU6(+)
8
DOUTDB[24]
DOUTUA[31]
ODEDY
DOUTUB[28]
DOUTUB[23]
LEU1
DOUTDB[22]
CLRU1
DOUTUB[29]
DOUTUB[22]
PCU1
DOUTUC[30]
ODEU1
DOUTUB[31]
DOUTDA[26]
DOUTDB[25]
DOUTDA[29]
DOUTUA[26]
CLRDY
CLKD7(-)
DOUTDC[28]
40
9
38
3
DOUTUA[22]
1
34
13
22
26
62
48
49
48
12
49
33
12
46
33
DOUTDB[29]
5
DOUTDC[26]
32
56
CA2
28
58
35
DOUTDC[29]
DOUTDC[24]
11
47
CA1
19
57
54
18
7
41
17
66
44
2
DOUTDA[31]
C20
67
10
42
21
52
65
31
DOUTDC[25]
63
64
26
55
62
20
DOUTDC[22]
30
36
DOUTUB[25]
23
47
DOUTUC[29]
15
CA5CA4CA3
C32C23
DMHR
DSHR
DMLR
P+75V(Vda)
Vda_RU(+78V)
5
810
7
TO DR3(SC SIDE)
15122
8
11
14
14
415
6
P+75V(Vda)
137
P+75V(Vda)
113
5
Vda_RU(+78V)
Vda_RU(+78V)
3
P+75V(Vda)
11
Vda_RU(+78V)
14
10
C14
69
Vda_RU(+78V)
9
Vda_RU(+78V)
1232
54
17
16
52
37
P+5V
46
C21
11
43
7
CLKU[6](+)
48
18
49
32
1
Vda_RU(+78V)
19
4
PCU1
25
29
313
P+75V_R(Vda)
22
CLKU[7](-)
9 51
12
Vda_RU(+78V)
34
15
26
P+75V_R(Vda)
P+75V_R(Vda)
21
P+75V_R(Vda)
4430
53
8
13
LEU1
24
Vda_RU(+78V)
5541
P+75V_R(Vda)
Vda_RU(+78V)
10
47
35
39
5
28
38
ODEU150
Vda_RU(+78V)
45
P+5V
33
14
+5V_DET
20
CLRU1
36
23
2
40
42
P+5V27
6
P+75V_R(Vda)
9
1
P+75V(Vda)
11512
6
Vda_RU(+78V)
6
P+75V(Vda)
8
23
P+75V(Vda)
Vda_RU(+78V)
127
TO DR5(SC SIDE)
49
211
13 14
14
C24
11
Vda_RU(+78V)
5
13
10
Vda_RU(+78V)
45
8
7
Vda_RU(+78V)
10
P+75V(Vda)
Vda_RU(+78V)
3
15
DOUTUA[28]
DOUTUB[28]
DOUTUC[28]
DOUTUC[31]
DOUTUB[30]
DOUTUA[31]
DOUTUB[29]
DOUTUB[31]
DOUTUC[29]
DOUTUA[30]
DOUTUA[29]
DOUTUC[30]
DSLL
DSLR
DMLR
DSHR
DMHR
DMLL
DMHL
DSHL
CY3 CX2
1-68
CB3
1-68
CB4
1-68
CB5
DRV_SOS7
6
1076
C22
53
UMHR
UMLR
TO DR2(SC SIDE)
3
92
591
4
DSLR
7
1
8
10
P+5V
8
DSHR
42
P+5V
2
4
9
3
3
5
6
DMLR
8
P+5V
57
DMHR
4
6
DSLR
1
DSHR
P+5V
78
2
TO DR12(SC SIDE)
9
DRV_SOS7
110
CY2
10
C20
D31
CD2
CD1
CD1
CD2
D36
CY0
12
Vda_RD(+78V)
714911
P+75V(Vda)
Vda_RD(+78V)
1
4
8
1131
Vda_RD(+78V)
P+75V(Vda)
13
6
4
13
Vda_RD(+78V)
10
9
5
Vda_RD(+78V)
Vda_RD(+78V)
3
P+75V(Vda)
CY4
TO DR14(SC SIDE)
8
215
51410
6
P+75V(Vda)
712152
C11 C21
<TNPA4019>
C2 DATA DRIVER (2)
C1 DATA DRIVER (1)
<TNPA4018>
PCDZ
12
Vda_RD(+78V)
3 DOUTDA[30]
51
13
14
46
P+75V_R(Vda)
22
31 +5V_DET
38
44
DOUTDC[31]
30
11
15
53
26
Vda_RD(+78V)
DOUTDB[28]
20 48
CLKD[7](+)
33
P+5V
DOUTDC[30]
9
54
41
DOUTDB[30]
55
29
8
23 DOUTDC[28]
21
CLRDZ
17
P+75V_R(Vda)
LEDZ
DOUTDB[29]
5
43
P+75V_R(Vda)
40
6
45
24
Vda_RD(+78V)
16
42
35 49
36
DOUTDA[28]
1
Vda_RD(+78V)
37
DOUTDB[31]
47
P+5V
DOUTDC[29]
34
7
32
DOUTDA[31]
10
2
P+75V_R(Vda)
19
50
Vda_RD(+78V)
4
27
18
DOUTDA[29]
25 39
P+5V
52
CLKD[6](-)
P+75V_R(Vda)
P+75V_R(Vda)
ODEDZ
28
CZ1 CY1
12
Vda_RD(+78V)
714911
P+75V(Vda)
Vda_RD(+78V)
GND
1
4
8
1131
Vda_RD(+78V)
P+75V(Vda)
13
6
4
13
Vda_RD(+78V)
10
9
5
GND
Vda_RD(+78V)
Vda_RD(+78V)
GND
3
P+75V(Vda)
CZ4
TO DR13(SC SIDE)
8
215
51410
6
P+75V(Vda)
712152
CB1
1-68
CB2
1-68
24
11
18
STB+3.3V
12
20
PSTB
5
28
3
11
19
14
1
8
21
10
27
25
25
7
4
26
30
24
4
3
E- LVDS1
29
22
S D ATA1
18
216
20
15
D6
9
O+ LVDS0
2
30
24
20114
S CLOCK2
O- LVDS0
10
TXD
13
5
7
O- LVDS4
E+ LVDSCLK
17
27
16
16
RXD
GND
11
23
O+ LVDS3
12
E- LVDS2
15
5
REMOTE
25
3
E+ LVDS0
1984
IIC_CONT
PBUSY
E+ LVDS3
E+ LVDS2
18
E- LVDSCLK
E- LVDS4
O+ LVDS1
E- LVDS3
GND
7
IIC_INT
P+15V
TO DN51
PDB1
17
9
E+ LVDS1
15
O- LVDS3
6
O+ LVDSCLK
23
14
27
31
19
2
5
3
16
22
8
6
17
26
9
13
13
10
12
1
PSLCT
29
4
24
D5
18
20
19
28
11
E+ LVDS4
14
12
28
21
25
11
PDB0
7
STB+5V
30
4
O+ LVDS2
22
O+ LVDS4
21
9
S CLOCK1
22
15
6
6
15
23
23
E- LVDS0
27
LVDS_DET
9
19
2
LED_R
2
28
O- LVDS2
5
18
20
3
8
O- LVDS1
LED_G
29
1
16
S D ATA2
14
8
31
17
O- LVDSCLK
30
26
21
10
13
13
10
2
7
12
17
1
26
29
16
12
13
5
5
13
6
7
11
3
20
17
15
14
2
18
16
10
8
18
19
9
7
4
8
1
15
20
16
12
6
11
17
9
10
19
1
4
14
3
2
D20
CPH
CSH
CEL2
P+5V
CLK
SOS6_SC1
SIU
SCSU
DRV_RST0
CMH
CML
CSL
SID
CSK
CEL
CL
TO SC20
TO DN2
CY1
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
ALL_OFF
TXD
STB+5V
S D ATA1
PSLCT
PDB1
READY
GND
GND
INEXCH
GND
FSTB
GND
ALARM
P+5V
GND
S D ATA2
IIC/INT
PSTB
RXD
PDB0
ECO_ON
GND
P+15V
DISPEN
S CLOCK1
S CLOCK2
PANEL_STBY_ON
IIC_CONT
PBUSY
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
FOR FACTRY USE
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
(Exchange board only)
(Exchange board only)
!
(Exchange board only)
<TNPA4028>
CY DATA DRIVER (Y)
!
(Exchange board only)
<TNPA4029>
CZ DATA DRIVER (Z)
!
(Exchange board only)
DIGITAL SIGNAL PROCESSOR
PLASMA AI
SUB-FIELD PROCESSOR
FORMAT CONVERTER
D
!
!
<TNPA4040>
CD
CONNECTION
(Exchange board only)
C-BOARD/D-BOARD
!
<TNPA4040>
CD
CONNECTION
(Exchange board only)
C-BOARD/D-BOARD
<TSXL518>
CABLECABLE
<TSXL518>
CABLE
<TSXL518>
CABLE
<TSXL518>
<TSXL569>
CABLE
<TSXL568>
CABLE
<TSXL578>
CABLE
<TSXL579>
CABLE
<TZTNP02YLTJ>
1-68 1-68 1-68 1-68 1-68
!
TH-103PF9UK/EK
Interconnection (5 of 8) Diagram
TH-103PF9UK/EK
Interconnection (5 of 8) Diagram
D3
TH-103PF9UK / TH-103PF9EK
82

Table of Contents

Other manuals for Panasonic TH-103PF9EK

Related product manuals