EasyManua.ls Logo

Alinx AXU2CGB-E - Part 2.2: ZYNQ Chip

Alinx AXU2CGB-E
57 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
AXU2CGB-E User Manual
11
/
57
www.alinx.com
Figure 2-1-1: ACU2CG Core Board (Front View)
Part 2.2: ZYNQ Chip
The FPGA core board ACU2CG uses Xilinx's Zynq UltraScale+ MPSoCs
CG series chip, module XCZU2CG-1SFVC784E. The PS system of the
ZU2CG chip integrates 2 ARM Cortex™-A53 processors with a speed of up to
1.2Ghz and supports Level 2 Cache; it also contains 2 Cortex-R5 processors
with a speed of up to 500Mhz
The ZU2CG chip supports 32-bit or 64-bit DDR4, LPDDR4, DDR3, DDR3L,
LPDDR3 memory chips, with rich high-speed interfaces on the PS side such as
PCIE Gen2, USB3.0, SATA 3.1, DisplayPort; it also supports USB2.0 , Gigabit
Ethernet, SD/SDIO, I2C, CAN, UART, GPIO and other interfaces. The PL end
contains a wealth of programmable logic units, DSP and internal RAM.

Related product manuals