Alinx AXU2CGB-E - Page 12

AXU2CGB-E User Manual
12
/
57
www.alinx.com
Figure 2-2-1: Overall Block Diagram of the ZYNQ ZU2CG Chip
The main parameters of the PS system part are as follows:
 ARM quad-core Cortex ™ -A53 processor, speed up to 1.2GHz, each
CPU 32KB level 1 instruction and data cache, 1MB level 2 cache,
shared by 2 CPUs
 ARM dual-core Cortex-R5 processor, speed up to 500MHz, each CPU
32KB level 1 instruction and data cache, and 128K tightly coupled
memory.
 External storage interface, support 32/64bit DDR4/3/3L, LPDDR4/3
interface