GCC Technologies Puma Series - 1.1 System Diagram

23
System Diagram
1.1 System Diagram
OSC /54MHz Serial Port FLASH ROM
4MBit x 2
Memory
CPU
54MHZ
XCF5206EFT54
FPGA
SRAM
64K*32Bit
DRAM
16MB
TIMER&
PWM Generator
X Motor
Driver
Y Motor
Driver
VCM
Driver
Driver
System Feedback & Sensor
Motor Phase
Decoder &
X Motor
Encoder
Y Motor
Encoder
Direction Control Media
Sensor x2
Carriage
Sensor
Lever
Sensor
Parallel Port
USB Port
Keyboard Set Up Switch
Pen Force