EasyManua.ls Logo

Intermec EasyCoder 501 - Page 126

Intermec EasyCoder 501
227 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
125Intermec EasyCoder 501 Service Manual Ed. 7
Chapter 17 CPU Board
17.3 Circuits and
Straps, cont.
IC-04 Program GAL 501
The GAL (Generic Array Logic) is a memory-mapped address
decoder that is common for all EasyCoder 501 models.
IC-07 Master Processor
The 32CG16 processor
1
treats incoming data from I/O ports and
translates Intermec Fingerprint instructions into machine state-
ments, which, in their turn, generate the bit pattern that makes up
a printed label. The print image of a label is divided into one or
several fi elds, and a typical task for the processor is to fetch the
bit pattern of each character from the selected character generator.
After a possible manipulation, like magnifi cation or reversion, the
characters are placed in their respective fi elds, which are stored
in memory in such a way that they are correctly positioned and
orientated. The master processor also controls communication via
optional interface boards as well as the buzzer.
IC-20 Real Time Clock Circuit (optional)
The optional real time clock circuit (RTC) contains a clock/
calendar with battery backup. If an RTC is tted on IC-20, the time
and date do not have to be set manually each time the printer is
started (see TIME$ and DATE$ in the Intermec Fingerprint v6.14,
Reference Manual).
IC-100 to IC-105 General Information
These sockets can use either EPROMs or Flash Memory pack-
ages. EPROMs must be tted in pairs (for example IC-100 stores
the even byte portion, and IC-101 stores the odd byte portion of a
16-bit word). Each pair of EPROMs must have the same size.
EPROMs should be CMOS type with a max. access time of 120
ns. IC-100 to IC-101 can use EPROMs with an individual size
of 128K (1 Mbit) or 256K (2 Mbit), whereas IC-102 to IC-105
also can use 512K (4 Mbit) EPROMs.
The size of the EPROMs is speci ed by jumpers on P-100,
P-101, and P-102:
- In case of 128K (1 Mbit) and 256K (2 Mbit) EPROMs, no
jumpers are required, but jumpers tted in the left-hand posi-
tion are of no consequence.
- In case of 512K (4 Mbit) EPROMs in any of the sockets, all
three jumpers must be tted in the left-hand position.
Flash Memory packages with an individual size of 512K (4
Mbit) can be tted in all six sockets, but requires special rm-
ware (presently not available). In this case, jumpers must be
tted in the right-hand position of P-100, P-101, and P-102.
Present EPROM Types:
IC-100 & IC-101:
27C010 128K (1 Mbit)
27C020 256K (2 Mbit)
IC-102 IC-105:
27C010 128K (1 Mbit)
27C020 256K (2 Mbit)
27C040 512K (4 Mbit)
1
/. 32CG16 stands for a 32 bit (inter-
nally), and 16 bit (externally) data pro-
cessor with 24 address lines, AD0 to
AD15 (multiplexed address/data) and
A16 to A23 (addressing), which gives
16MB linear address capability.

Table of Contents

Related product manuals