164
GEN register tree shown in Figure 6–2 describes the structure of the status, faults, messaging and
service request registers. Condition registers hold a snapshot of the actual state. Enable registers
can be set by the user to enable SRQ (Service request) in case a condition change occurs. Event
registers latch condition registers state if the corresponding Enable registers are set to logical one.
Event registers remain set (latched) until the user reads the register, reading the register clears its
values until the next event.
NOTE
Event register does not specify that a single condition event has occurred. In the period where an
event has occurred and user has read the value, the Condition register might change its value
multiple times.
6.3.2 Questionable Group (Fault Register) Structure
Questionable group fault register holds a snapshot of the actual faults state of the power supply at
a present time. If a fault occurs, the corresponding bit is set. If a fault is removed, the
corresponding bit is cleared. Some of the faults might quickly change their state (clear faults)
before the controlling PC detects it. Events can be stored in the Event register if the Enable register
allows it. Refer to General Status Register Commands (section 4.10.9) set. Table 6-7 describes bit
configuration of the questionable group fault register.
Over Temperature Protection
Table 6-7: Bit Configuration of Questionable Group Register
NOTE
OFF Bit (Bit Number 6) represents output ON/OFF button only, it is not affected by ON/OFF
command.
To Next Page
Loading...
