EasyManua.ls Logo

Arrow CYC5000 - Leds

Arrow CYC5000
70 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
CYC5000 User Guide www.arrow.com
Page | 19 March 2023
Board
Reference
FPGA Pin
No.
Arduino
Header
Pin
Func.
Description
I/O Std
AREF
PIN_V17
J1 / 1
Bidir
Input reference voltage or GPIO
3.3 V
AIN0
PIN_U17
J1 / 2
Bidir
GPIO [0]
3.3 V
AIN1
PIN_T17
J1 / 3
Bidir
GPIO [1]
3.3 V
AIN2
PIN_U18
J1 / 4
Bidir
GPIO [2]
3.3 V
AIN3
PIN_R17
J1 / 5
Bidir
GPIO [3]
3.3 V
AIN4
PIN_R18
J1 / 6
Bidir
GPIO [4]
3.3 V
AIN5
PIN_P18
J1 / 7
Bidir
GPIO [5]
3.3 V
AIN6
PIN_N17
J1 / 8
Bidir
GPIO [6]
3.3 V
D0
PIN_N18
J1 / 9
Bidir
Digital I/O [0]
3.3 V
D1
PIN_M18
J1 / 10
Bidir
Digital I/O [1]
3.3 V
D2
PIN_J18
J1 / 11
Bidir
Digital I/O [2]
3.3 V
D3
PIN_G18
J1 / 12
Bidir
Digital I/O [3]
3.3 V
D4
PIN_D18
J1 / 13
Bidir
Digital I/O [4]
3.3 V
D5
PIN_C18
J1 / 14
Bidir
Digital I/O [5]
3.3 V
D6
PIN_D1
J2 / 1
Bidir
Digital I/O [6]
3.3 V
D7
PIN_E1
J2 / 2
Bidir
Digital I/O [7]
3.3 V
D8
PIN_F1
J2 / 3
Bidir
Digital I/O [8]
3.3 V
D9
PIN_J1
J2 / 4
Bidir
Digital I/O [9]
3.3 V
D10
PIN_L2
J2 / 5
Bidir
Digital I/O [10]
3.3 V
D11
PIN_N2
J2 / 6
Bidir
Digital I/O [11]*
3.3V
D12
PIN_R1
J2 / 7
Bidir
Digital I/O [12]*
3.3 V
D13
PIN_R2
J2 / 8
Bidir
Digital I/O [13]
3.3 V
D14
PIN_T1
J2 / 9
Bidir
Digital I/O [14]
3.3 V
D11_R
PIN_M2
J2 / 6
Bidir
Digital I/O [11] with resistor*
3.3 V
D12_R
PIN_P1
J2 / 7
Bidir
Digital I/O [12] with resistor*
3.3 V
Reset
PIN_H4
J2 / 10
Bidir
System reset of the board,
controlled by the S1 user button
3.3 V
GND
-
J2 / 11
PWR
Ground of the connector
-
3.3V
-
J2 / 12
PWR
3.3V power to the connector
-
VIN
-
J2 / 13
PWR
User power into to the
CYC5000 Board
-
5V
-
J2 / 14
PWR
5V power to the connector
-
*Can only choose one, hence same name pinning
3.3.6 LEDs
There are eight red user-controllable LEDs connected to the FPGA. Each LED is driven directly
and individually by the Cyclone V FPGA, driving its associated pin to a high logic level for on or
low logic level for off.

Table of Contents