EasyManuals Logo

Intel P8700 - Core 2 Duo Processor Datasheet

Intel P8700 - Core 2 Duo Processor
113 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #11 background imageLoading...
Page #11 background image
Datasheet
11
Low Power Features
2 Low Power Features
2.1 Clock Control and Low-Power States
The processor supports low-power states both at the individual core level and the
package level for optimal power management.
A core may independently enter the C1/AutoHALT, C1/MWAIT, C2, C3, C4, Intel®
Enhanced Deeper Sleep and Intel® Deep Power Down Technology low-power states.
When both cores coincide in a common core low-power state, the central power
management logic ensures the entire processor enters the respective package low-
power state by initiating a P_LVLx (P_LVL2, P_LVL3, P_LVL4, P_LVL5,P_LVL6) I/O read
to the GMCH.
The processor implements two software interfaces for requesting low-power states:
MWAIT instruction extensions with sub-state hints and P_LVLx reads to the ACPI P_BLK
register block mapped in the processors I/O address space. The P_LVLx I/O reads are
converted to equivalent MWAIT C-state requests inside the processor and do not
directly result in I/O reads on the processor FSB. The P_LVLx I/O Monitor address does
not need to be set up before using the P_LVLx I/O read interface. The sub-state hints
used for each P_LVLx read can be configured through the IA32_MISC_ENABLES model
specific register (MSR).
If a core encounters a GMCH break event while STPCLK# is asserted, it asserts the
PBE# output signal. Assertion of PBE# when STPCLK# is asserted indicates to system
logic that individual cores should return to the C0 state and the processor should return
to the Normal state.
Figure 1 shows the core low-power states and Figure 2 shows the package low-power
states for the processor. Tab l e 1 maps the core low-power states to package low-power
states.

Table of Contents

Other manuals for Intel P8700 - Core 2 Duo Processor

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel P8700 - Core 2 Duo Processor and is the answer not in the manual?

Intel P8700 - Core 2 Duo Processor Specifications

General IconGeneral
Processor NumberP8700
Number of Cores2
Threads2
Clock Speed2.53 GHz
Cache3 MB L2 Cache
Bus Speed1066 MHz
TDP25 W
Lithography45 nm
SocketPGA478
Instruction Set64-bit
Max Memory Size8 GB
Max Memory Channels2
Max Memory Bandwidth17.1 GB/s
Thermal Monitoring TechnologiesYes
Execute Disable BitYes
Idle StatesYes
Enhanced Intel SpeedStep TechnologyYes
Package Size35mm x 35mm
Intel 64Yes
Intel Trusted Execution TechnologyNo
AES New InstructionsNo
Virtualization TechnologyVT-x
Memory TypesDDR3

Related product manuals