EasyManua.ls Logo

Mitsubishi Electric MELSEC iQ-R-R00CPU - Page 932

Mitsubishi Electric MELSEC iQ-R-R00CPU
1028 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
930
APPX
Appendix 9 Processing Time
Tracking data reflection time
The following describes the tracking data reflection time (Trc) in the CPU module of the standby system. The calculation
method differs depending on whether an extended SRAM cassette is inserted or not.
D1: Size [word] of tracking data in the system data, signal flow memory, and refresh data register (RD)
D2: Size [word] of tracking data of global devices, local devices, global labels, and local labels
D4: Size [word] of tracking data in the system data, signal flow memory (standard/safety), and refresh data register (RD)
D5: Size [word] of tracking data of global devices (standard/safety), local devices (standard/safety), global labels (standard/
safety), local labels (standard/safety), and standard/safety shared labels
D7: Total size [word] of tracking data in the system data (safety), signal flow memory (safety), local devices (safety), global
labels (safety), local labels (safety), global devices (safety), and standard/safety shared labels
F1: Number of transferred blocks
For the calculation formula for the size of tracking data, refer to the following.
Page 927 Tracking data send time
Extended time required for detecting a system switching cause
The following describes the extended time required from occurrence of a system switching cause for the CPU module or
redundant function module in the control system to the detection of a system switching request, or the extended time required
for the CPU module to detect a system switching request sent from the network module.
CPU module Extended SRAM
cassette inserting
status
Tracking data reflection time
Process CPU (redundant mode) Not inserted 1+ (20.0 10
-6
) D1 + (37.2 10
-6
) D2 + (300.0 10
-6
) F1[ms]
Inserted 1+ (20.0 10
-6
) D1 + (106.0 10
-6
) D2 + (300.0 10
-6
) F1[ms]
SIL2 Process CPU Not inserted 1+ (20.0 10
-6
) D4 + (37.2 10
-6
) D5 + (682.3 10
-6
) D7 + (300.0 10
-6
) F1[ms]
Inserted 1+ (20.0 10
-6
) D4 + (106.0 10
-6
) D5 + (682.3 10
-6
) D7 + (300.0 10
-6
) F1[ms]
System switching cause Extended time required for detecting a system switching cause
Power-off 19.26 to 38.83ms
CPU module hardware failure, CPU
module stop error
When the tracking communication
cannot be made
10ms
When the tracking communication
can be made
0ms
System switching request from a network module 0ms
System switching request by using the SP.CONTSW instruction 0ms
System switching request from the engineering tool 0ms

Table of Contents

Related product manuals