PM0214 Rev 9 209/262
PM0214 Core peripherals
261
4.3.1 Accessing the Cortex-M4 NVIC registers using CMSIS
CMSIS functions enable software portability between different Cortex-M profile processors.
To access the NVIC registers when using CMSIS, use the following functions:
Table 46. CMSIS access NVIC functions
CMSIS function
(1)
1. The input parameter IRQn is the IRQ number. Possible “n” values depend on product. Refer to reference
manual/datasheet of relevant STM32 product for related information.
Description
void NVIC_EnableIRQ(IRQn_Type IRQn) Enables an interrupt or exception.
void NVIC_DisableIRQ(IRQn_Type IRQn) Disables an interrupt or exception.
void NVIC_SetPendingIRQ(IRQn_Type IRQn)
Sets the pending status of interrupt or
exception to 1.
void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
Clears the pending status of interrupt or
exception to 0.
uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
Reads the pending status of interrupt or
exception. This function returns non-
zero value if the pending status is set to
1.
void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
Sets the priority of an interrupt or
exception with configurable priority level
to 1.
uint32_t NVIC_GetPriority(IRQn_Type IRQn)
Reads the priority of an interrupt or
exception with configurable priority
level. This function return the current
priority level.
To Next Page
Loading...
Need help?
General
