EasyManua.ls Logo

Xilinx Virtex-4 - Page 141

Xilinx Virtex-4
176 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Embedded Tri-Mode Ethernet MAC User Guide www.xilinx.com 141
UG074 (v2.2) February 22, 2010
1000BASE-X PCS/PMA
R
0.11 Power Down
1 = Power down.
0 = Normal operation.
When set to 1, the MGT is placed in a
Low power state. This bit requires a
reset (see bit 0.15) to clear.
Read/ Write TIEEMAC#CONFIGVEC[75]
0.10 Isolate
1 = Electrically isolate the PHY
from GMII.
0 = Normal operation.
Read/Write TIEEMAC#CONFIGVEC[76]
0.9
Restart Auto-
Negotiation
1 = Restart auto-negotiation process.
0 = Normal operation.
Read/Write
Self Clearing
0
0.8 Duplex Mode
The Ethernet MAC always returns a 1
for this bit to signal full-duplex mode.
Returns 11
0.7 Collision Test
The Ethernet MAC always returns a 0
for this bit to disable COL test.
Returns 00
0.6
Speed Selection
(MSB)
The Ethernet MAC always returns a 1
for this bit. Together with bit 0.13, speed
selection of 1000 Mb/s is identified.
Returns 11
0.5:0 Reserved Always returns zeros, writes ignored. Returns 0s 000000
Table 4-10: Control Register (Register 0) (Cont’d)
Bit(s) Name Description Attributes Default Value
Table 4-11: Status Register (Register 1)
Bit(s) Name Description Attributes Default Value
1.15 100BASE-T4
The Ethernet MAC always returns a 0
for this bit because 100BASE-T4 is not
supported.
Returns 00
1.14
100BASE-X
Full Duplex
The Ethernet MAC always returns a 0
for this bit because 100BASE-X full
duplex is not supported.
Returns 00
1.13
100BASE-X
Half Duplex
The Ethernet MAC always returns a 0
for this bit because 100BASE-X half
duplex is not supported.
Returns 00
1.12
10 Mb/s
Full Duplex
The Ethernet MAC always returns a 0
for this bit because 10 Mb/s full duplex
is not supported.
Returns 00
1.11
10 Mb/s
Half Duplex
The Ethernet MAC always returns a 0
for this bit because 10 Mb/s half duplex
is not supported.
Returns 00
1.10
100BASE-T2
Full Duplex
The Ethernet MAC always returns a 0
for this bit because 100BASE-T2 full
duplex is not supported.
Returns 00
1.9
100BASE-T2
Half Duplex
The Ethernet MAC always returns a 0
for this bit because 100BASE-T2 half
duplex is not supported.
Returns 00
www.BDTIC.com/XILINX

Table of Contents

Other manuals for Xilinx Virtex-4

Related product manuals