EasyManua.ls Logo

YOKOGAWA DLM4038 - Page 330

YOKOGAWA DLM4038
373 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
5-297
IM DLM4038-17EN
Commands
1
2
3
4
5
6
App
Index
:TRIGger{[:ATRigger]|:BTRigger}:SPAT
tern:PFORmat
Function Sets or queries the input format, which is one of
the data conditions, for user-defined bus signal
triggering.
Syntax
:TRIGger{[:ATRigger]|:BTRigger}:SPAT
tern:PFORmat {BINary|HEXa}
:TRIGger{[:ATRigger]|:BTRigger}:SPAT
tern:PFORmat?
Example
:TRIGGER:ATRIGGER:SPATTERN:PFORM
AT BINARY
:TRIGGER:ATRIGGER:SPATTERN:PFORMAT?
-> :TRIGGER:ATRIGGER:SPATTERN:PFORM
AT BINARY
:TRIGger{[:ATRigger]|:BTRigger}:SPI?
Function Queries all SPI bus signal trigger settings.
Syntax
:TRIGger{[:ATRigger]|:BTRigger}:SPI?
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
BITorder
Function Sets or queries the bit order of the SPI bus signal
trigger data.
Syntax
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
BITorder {LSBFirst|MSBFirst}
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
BITorder?
Example
:TRIGGER:ATRIGGER:SPI:BITORDER LSBFI
RST
:TRIGGER:ATRIGGER:SPI:BITORDER?
-> :TRIGGER:ATRIGGER:SPI:BITORDER LS
BFIRST
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CLOCk?
Function Queries all clock signal settings for SPI bus signal
triggering.
Syntax
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CLOCk?
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CLOCk:POLarity
Function Sets or queries the clock signal polarity for SPI
bus signal triggering.
Syntax
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CLOCk:POLarity {FALL|RISE}
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CLOCk:POLarity?
Example
:TRIGGER:ATRIGGER:SPI:CLOCK:POLARI
TY FALL
:TRIGGER:ATRIGGER:SPI:CLOCK:POLARI
TY?
-> :TRIGGER:ATRIGGER:SPI:CLOCK:POLAR
ITY FALL
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CLOCk:SOURce
Function Sets or queries the clock signal for SPI bus signal
triggering.
Syntax
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CLOCk:SOURce {<NRf>|PODA<x>|PODB<x>|
PODL<x>}
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CLOCk:SOURce?
<NRf> = 1 to 8
<x> of PODA<x>, PODB<x>, PODL<x> = 0 to 7
Example
:TRIGGER:ATRIGGER:SPI:CLOCK:SOURCE 1
:TRIGGER:ATRIGGER:SPI:CLOCK:SOURCE?
-> :TRIGGER:ATRIGGER:SPI:CLOCK:SOUR
CE 1
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CS?
Function Queries all chip select signal settings for SPI bus
signal triggering.
Syntax
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CS?
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CS:ACTive
Function Sets or queries the chip select signal active state
for SPI bus signal triggering.
Syntax
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CS:ACTive {HIGH|LOW}
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CS:ACTive?
Example
:TRIGGER:ATRIGGER:SPI:CS:ACTIVE HIGH
:TRIGGER:ATRIGGER:SPI:CS:ACTIVE?
-> :TRIGGER:ATRIGGER:SPI:CS:ACTIVE H
IGH
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CS:SOURce
Function Sets or queries the chip select signal for SPI bus
signal triggering.
Syntax
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CS:SOURce {<NRf>|PODA<x>|PODB<x>|POD
L<x>}
:TRIGger{[:ATRigger]|:BTRigger}:SPI:
CS:SOURce?
<NRf> = 1 to 8
<x> of PODA<x>, PODB<x>, PODL<x> = 0 to 7
Example
:TRIGGER:ATRIGGER:SPI:CS:SOURCE 1
:TRIGGER:ATRIGGER:SPI:CS:SOURCE?
-> :TRIGGER:ATRIGGER:SPI:CS:SOURCE 1
Description The chip select signal that you can specify varies
depending on the
:TRIGger{[:ATRigger]|:B
TRigger}:SPI:CLOCk:SOURce
setting.
For details, see the DLM4000 User’s Manual.
5.34 TRIGger Group

Table of Contents

Other manuals for YOKOGAWA DLM4038

Related product manuals