EasyManua.ls Logo

Aim ANET42 - Figure 5-2 Discrete I;O Circuitry

Default Icon
67 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
5. Structure of the ANET429
ANET429-x Users Manual
38
Figure 5-2 Discrete I/O circuitry
Be aware that a series resistor must be provided when a user voltage is used
(Figure 5-3 Discrete I/O-Pin off board user series resistor).
This serial resistor must limit the current through the open collector transistor to max.
current (see technical data chapter for details). Otherwise the open collector transistor
can be damaged. EMC aspects are covered by filter circuitry.
GND
Discrete IO-Pin Front Connector
ANET429 Board
Pulldown
Resistor
Current
limiting
Resistor
(1 KΩ)
+5V
Current
limiting
Resistor
(10 KΩ)
Discrete output circuitry
Discrete input circuitry
GND
FPGA
Output
Pin
FPGA
Input
Pin

Table of Contents

Related product manuals