EasyManuals Logo

hpmont HD09-S Series User Manual

hpmont HD09-S Series
110 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #60 background imageLoading...
Page #60 background image
Shenzhen Hpmont Technology Co., Ltd. Chapter 7 Detailed Function Introduction
HD09-S Series User Manual V1.1 - 55 -
Ref. Code
Function Description Setting Range [Default]
12: Max. frequency limit.
When setting frequency upper limit frequency, output indication signal.
13: Frequency lower limit.
Set the frequency lower limit frequency, the output indicator.
20: Data output by SCI communication.
There is a SCI communication that directly controls the DO or relay output indication signal.
21: Set run time arrive.
See F15.36 for details.
23: Set the count value arrive. See F15.37, F15.38 for details.
24: Specifies the count value arrive. See F15.37, F15.38 for details.
29: Undervoltage lockout is stopped.
When the inverter has under-voltage fault alarm, the output signal. The LED on the operation keypad
shows "-Lu-".
30: Overload detection signal.
The output current of the inverter exceeds 150.0% of the rated current of the inverter and outputs the
indication signal for more than 5s.
31: Inverter failure.
When the inverter is failed, the indicator output.
32: External fault.
When the inverter detects the external device fault signal through the terminal, it outputs the indicating
signal.
33: Frequency inverter fault automatically reset period.
The inverter is in the fault auto-reset period, the output signal.
38: Pulse output (DO only).
DO as a pulse output, see F16.21 for details.
F15.24 Positive and negative output terminal logic settings 0 - F [0]
Define the positive and negative logic of the output terminal. Each bit (binary) of F15.24 represents a different
output terminal as shown in the following table.
0: Positive logic. The output terminal is connected with the corresponding common terminal effectively.
Disconnection is invalid.
1: Inverted logic. The output terminal is not connected to the corresponding common terminal, the
disconnection is effective.
Bit3 Bit2 Bit1 Bit0
Reserved R LY1 DO Reserved
123

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the hpmont HD09-S Series and is the answer not in the manual?

hpmont HD09-S Series Specifications

General IconGeneral
Brandhpmont
ModelHD09-S Series
CategoryInverter
LanguageEnglish

Related product manuals