NXP Semiconductors QorIQ T1040 - Page 17

P
E
X
S
L
O
T
M
I
N
I
P
E
X
S
L
O
T
M
I
N
I
P
E
X
S
L
O
T
25MHz
ICS843002
(ONL
Y FOR T1040)
125MHz
ICS843002
25MHz
OSC-100MHz
OSC-66.66MHz
OSC-24MHz
IDT9FGV0641
DIFSYSCLK_OE
PEXCLK_OE
25MHz
MPEX2_REFCLK_P/N(100M)
T1040
DDRCLK (66.66MHz)
USB_REFCLK (24MHz)
SYSCLK (100MHz)
SD_REFCLK1_P/N
(125MHz)
QSG2_REFCLK_P/N
(125MHz)
QSG1_REFCLK_P/N
(125MHz)
F104S8A
F104S8A
MPEX1_REFCLK_P/N(100M)
PEX_REFCLK_P/N(100M)
SD_REFCLK2_P/N(100M)
SYS_REFCLK_P/N(100M)
Figure 2-2. Clock distribution
Chapter 2 Architecture
QorIQ T1040 Reference Design Board User Guide, Rev. 0, 06/2015
Freescale Semiconductor, Inc. 17