EasyManua.ls Logo

Xilinx VC709 - Page 78

Xilinx VC709
96 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
78 www.xilinx.com VC709 Evaluation Board
UG887 (v1.0) February 4, 2013
Appendix C: Master UCF Listing
##
## DDR3 SODIMM B bank addresses:
##
NET DDR3_B_BA[2] LOC = AN18 ; # IO_L9N_T1_DQS_32
NET DDR3_B_BA[1] LOC = AR18 ; # IO_L10P_T1_32
NET DDR3_B_BA[0] LOC = AR17 ; # IO_L10N_T1_32
##
## DDR3 SODIMM B data group 0:
##
NET DDR3_B_DQS[0]_P LOC = AP23 ; # IO_L9P_T1_DQS_33
NET DDR3_B_DQS[0]_N LOC = AP22 ; # IO_L9N_T1_DQS_33
NET DDR3_B_DM[0] LOC = AT22 ; # IO_L12P_T1_MRCC_33
NET DDR3_B_DQ[0] LOC = AN24 ; # IO_L7N_T1_33
NET DDR3_B_DQ[1] LOC = AM24 ; # IO_L7P_T1_33
NET DDR3_B_DQ[2] LOC = AR22 ; # IO_L11N_T1_SRCC_33
NET DDR3_B_DQ[3] LOC = AR23 ; # IO_L11P_T1_SRCC_33
NET DDR3_B_DQ[4] LOC = AN23 ; # IO_L8N_T1_33
NET DDR3_B_DQ[5] LOC = AM23 ; # IO_L8P_T1_33
NET DDR3_B_DQ[6] LOC = AN21 ; # IO_L10P_T1_33
NET DDR3_B_DQ[7] LOC = AP21 ; # IO_L10N_T1_33
##
## DDR3 SODIMM B data group 1:
##
NET DDR3_B_DQS[1]_P LOC = AJ22 ; # IO_L3P_T0_DQS_33
NET DDR3_B_DQS[1]_N LOC = AK22 ; # IO_L3N_T0_DQS_33
NET DDR3_B_DM[1] LOC = AL22 ; # IO_L6P_T0_33
NET DDR3_B_DQ[8] LOC = AK23 ; # IO_L1N_T0_33
NET DDR3_B_DQ[9] LOC = AJ23 ; # IO_L1P_T0_33
NET DDR3_B_DQ[10] LOC = AL21 ; # IO_L4P_T0_33
NET DDR3_B_DQ[11] LOC = AM21 ; # IO_L4N_T0_33
NET DDR3_B_DQ[12] LOC = AJ21 ; # IO_L5P_T0_33
NET DDR3_B_DQ[13] LOC = AJ20 ; # IO_L5N_T0_33
NET DDR3_B_DQ[14] LOC = AK20 ; # IO_L2P_T0_33
NET DDR3_B_DQ[15] LOC = AL20 ; # IO_L2N_T0_33
##
## DDR3 SODIMM B data group 2:
##
NET DDR3_B_DQS[2]_P LOC = AT21 ; # IO_L15P_T2_DQS_33
NET DDR3_B_DQS[2]_N LOC = AU21 ; # IO_L15N_T2_DQS_33
NET DDR3_B_DM[2] LOC = AU24 ; # IO_L18P_T2_33
NET DDR3_B_DQ[16] LOC = AW22 ; # IO_L14N_T2_SRCC_33
NET DDR3_B_DQ[17] LOC = AW23 ; # IO_L14P_T2_SRCC_33
NET DDR3_B_DQ[18] LOC = AW21 ; # IO_L17N_T2_33
NET DDR3_B_DQ[19] LOC = AV21 ; # IO_L17P_T2_33
NET DDR3_B_DQ[20] LOC = AU23 ; # IO_L13P_T2_MRCC_33
NET DDR3_B_DQ[21] LOC = AV23 ; # IO_L13N_T2_MRCC_33
NET DDR3_B_DQ[22] LOC = AR24 ; # IO_L16P_T2_33
NET DDR3_B_DQ[23] LOC = AT24 ; # IO_L16N_T2_33
##
## DDR3 SODIMM B data group 3:
##
NET DDR3_B_DQS[3]_P LOC = BA22 ; # IO_L21P_T3_DQS_33
NET DDR3_B_DQS[3]_N LOC = BB22 ; # IO_L21N_T3_DQS_33
NET DDR3_B_DM[3] LOC = BB23 ; # IO_L24N_T3_33
NET DDR3_B_DQ[24] LOC = BB24 ; # IO_L24P_T3_33
NET DDR3_B_DQ[25] LOC = BA24 ; # IO_L22N_T3_33
NET DDR3_B_DQ[26] LOC = AY23 ; # IO_L19P_T3_33
NET DDR3_B_DQ[27] LOC = AY24 ; # IO_L22P_T3_33
NET DDR3_B_DQ[28] LOC = AY25 ; # IO_L20P_T3_33

Other manuals for Xilinx VC709

Related product manuals