EasyManuals Logo

Xilinx Virtex-4 User Manual

Xilinx Virtex-4
176 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #86 background imageLoading...
Page #86 background image
86 www.xilinx.com Embedded Tri-Mode Ethernet MAC User Guide
UG074 (v2.2) February 22, 2010
Chapter 3: Client, Host, and MDIO Interfaces
R
In addition to the DCRs, the DCR bus bridge contains three registers. These registers are
accessed indirectly through the DCRs.
When the interrupt method is selected to inform the host of access completion status, the
IRSTATUS register contains the interrupt request when an access is completed. When the
host services the interrupt, it reads this register to determine the type of host access
completed. Before exiting the interrupt service routine, the host writes to this register to
clear the interrupt request bit.
The IRENABLE register is programmed to allow updating of the interrupt request in the
IRSTATUS register. When an enable bit is cleared, the corresponding bit in the IRSTATUS
register is not updated. The MIIMWRDATA register temporarily holds MDIO write data
for output to the MDIO write data bus. In the case of an MDIO read, there is no need to
Table 3-25: DCR Ready Status Register RDYStatus (Read Only)
DCR
Offset
MSB
LSB
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
0xF
RESERVED
CFG WR1
CFG RR1
AF WR1
AF RR1
MIIM WR1
MIIM RR1
STAT RR1
RSVD
CFG WR0
CFG RR0
AF WR0
AF RR0
MIIM WR0
MIIM RR0
STAT RR0
Bit Description Default Value
[0:16] Reserved. All 0s
[24] Reserved. 0
EMAC1 Only:
[17] Configuration Write Ready bit. 1
[18] Configuration Read Ready bit. 1
[19] Address Filter Write Ready bit. 1
[20] Address Filter Read Ready bit. 1
[21] MDIO Write Ready bit. 1
[22] MDIO Read Ready bit. 1
[23] Statistics IP Read Ready bit.
(1)
1
EMAC0 Only:
[25] Configuration Write Ready bit. 1
[26] Configuration Read Ready bit. 1
[27] Address Filter Write Ready bit. 1
[28] Address Filter Read Ready bit. 1
[29] MDIO Write Ready bit. 1
[30] MDIO Read Ready bit. 1
[31] Statistics IP Read Ready bit.
(1)
1
Notes:
1. For more information on Statistics IP, see “Interfacing to an FPGA Fabric-Based Statistics Block” in Chapter 6.
www.BDTIC.com/XILINX

Table of Contents

Other manuals for Xilinx Virtex-4

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Virtex-4 and is the answer not in the manual?

Xilinx Virtex-4 Specifications

General IconGeneral
BrandXilinx
ModelVirtex-4
CategoryMotherboard
LanguageEnglish

Related product manuals