Copyright Reminder
Copyright 2019 by Enclustra GmbH, Switzerland. All rights are reserved.
Unauthorized duplication of this document, in whole or in part, by any means is prohibited without the prior
written permission of Enclustra GmbH, Switzerland.
Although Enclustra GmbH believes that the information included in this publication is correct as of the date
of publication, Enclustra GmbH reserves the right to make changes at any time without notice.
All information in this document is strictly confidential and may only be published by Enclustra GmbH,
Switzerland.
All referenced trademarks are the property of their respective owners.
Document History
Version Date Author Comment
06 18.11.2019 MMOS Added article codes for revision 2.1 modules and information on PCIe
PERST# signal
05 25.07.2019 DIUN Added information on new variants, on power supplies, corrected
supported voltage range for VCC_BAT, corrected minimum MDIO
clock frequency, corrected DDR PL performance, corrected module
dimensions, other style updates
04 10.05.2019 DIUN Added information on revision 2 modules and on RGMII skews, added
information on Linux how-to guide, corrected power synchronization
frequency domain and duty cycle
03 19.12.2018 DIUN Added information on revision 1.1 modules, updated heat sink infor-
mation
02 30.11.2018 DIUN Added information on voltage monitoring, heat sink, and corrected
power synchronization frequency domain
01 12.09.2018 DIUN Version 01, preliminary
D-0000-454-001 2 / 60 Version 06, 18.11.2019
To Next Page
Loading...
Need help?
General
