GE P54C - Figure 4: Coprocessor Hardware Architecture

V00291
Coprocessor board
FPGA
Comms between main and
coprocessor board
CPU SRAM
Comms
interface
Ch1 for current differential input
Ch2 for current differential input
I
n
t
e
r
c
o
n
n
e
c
t
i
o
n
Figure 4: Coprocessor hardware architecture
P54A/B/C/E Chapter 3 - Hardware Design
P54xMED-TM-EN-1 31