EasyManuals Logo
Home>Intel>Server Board>SE7520BD2

Intel SE7520BD2 Technical Product Specification

Intel SE7520BD2
179 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #107 background imageLoading...
Page #107 background image
Intel® Server Board SE7520BD2 Technical Product SpecificationPlatform Management Architecture
Revision 1.3 Intel Confidential
95
Enabling/Disabling PEF.
Configuring Alert actions.
Selecting which pre-configured events trigger an alert.
Configuring the serial/modem and PPP communication and link parameters.
Configuring the alert destination information.
4.2.12.5 Alerting On Power Down Events
The mBMC is capable of generating alerts while the system is powered down. A watchdog
power-down event alert is sent after the power down so that the alert does not delay the power-
down action.
4.2.12.6 Alerting On System Reset Events
The alerting process must complete before the system reset is completed. This is done to
simplify timing interactions between the mBMC and BIOS initialization after a system reset.
4.2.12.7 Alert-in-Progress Termination
An alert in progress will be terminated by a system reset or power on, or by disabling alerting via
commands to the management controller.
4.2.13 NMI Generation
The following may cause the mBMC to generate an NMI pulse:
Receiving a Chassis Control command issued from one of the command interfaces. Use
of this command will not cause an event to be logged in the SEL.
Detecting that the front panel Diagnostic Interrupt button has been pressed.
A PEF table entry matching an event where the filter entry has the NMI action indicated.
A processor IERR or Thermal Trip (if the mBMC is so configured).
Watchdog timer pre-timeout expiration with NMI pre-timeout action enabled.
The mBMC-generated NMI pulse duration is 200ms. This time is chosen to try to avoid the
BIOS missing the NMI if the BIOS is in the SMI Handler and the SMI Handler is masking the
NMI.
4.2.14 SMI Generation
The mBMC can generate an SMI due to watchdog timer pre-timeout expiration with SMI pre-
timeout interrupt specified. The SMI generation is software configurable. The above conditions
may or may not be enabled to cause an SMI.
4.3 Platform Management Interconnects
4.3.1 Power Supply Interface Signals
The mBMC supports two power supply control signals: Power On and Power Good. The Power
On signal connects to the chassis power subsystem and is used to request power state
changes (asserted = request Power On). The Power Good signal from the chassis power
subsystem indicates current the power state (asserted = power is on).

Table of Contents

Other manuals for Intel SE7520BD2

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel SE7520BD2 and is the answer not in the manual?

Intel SE7520BD2 Specifications

General IconGeneral
BrandIntel
ModelSE7520BD2
CategoryServer Board
LanguageEnglish

Related product manuals