EasyManuals Logo

Texas Instruments J721E User Manual

Texas Instruments J721E
84 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #4 background imageLoading...
Page #4 background image
1 Introduction
The Jacinto7 J721E (DRA829/TDA4xM) EVM is a standalone test, development, and evaluation module system
that enables developers to write software and develop hardware around Jacinto7 J721E (DRA829/TDA4xM)
processor subsystem. The J721E processor is a KeyStone
III-based Multicore Arm
®
System-on-Chip (SoC).
It is a super-set processor/device and may be available is different configurations targeted for specific markets.
This EVM will support development of the super-set device (J721E) as well as the market specific devices
(DRA829/TDA4xM). Many features of the J721E system are available on the EVM, which gives developers the
basic resources needed for most general-purpose type.
The J721E EVM is comprised of:
J721E System On Module (SOM) board
Jacinto7 Common Processor Board (CPB)
Quad-Port Ethernet board (QPENet)
J721E EVM sub system has been designed to enable customers to evaluate the Processor’s performance
with flexibility. To have flexibility while developing the system, different interface/expansion boards have been
designed. Some examples include:
Infotainment Expansion Board
Gateway/Ethernet Switch/Industrial (GESI) Expansion Board
Fusion CSI2 Expansion Board(s)
1.1 Key Features
The J721E EVM is a high performance, standalone development platform that enables users to evaluate the
Texas Instrument’s Keystone III System-on-Chip (SoC).
Below are the EVM’s key features:
Processor:
J721E (DRA829/TDA4xM), 24 mm x 24 mm, 0.8 mm pitch, 827pin FCBGA
Support for corresponding socket
Power Supply:
12 V DC nominal input (6 V28 V input range)
Optimized Power Management Solution for Processor
Integrated Power Measurement
Memory:
DRAM, LPDDR43733, 4GByte total memory, support inline ECC
2x OctalSPI NOR flash, 512 Mb memory (8 bit) + 512 Mb memory (4 bit)
HyperFlash + HyerRAM, 512 Mb flash memory + 256 Mb RAM
UFS Flash memory, 32GByte, 2Lane, Gear3
eMMC Flash memory, 16 GB memory, v5.1 compliant
MicroSD Card Cage, UHSI
Inter-Integrated Circuit (I2C) EEPROM, 1 Mbit
JTAG/Emulator:
Integrated XDS110 Emulator support
External emulator through 60pin MIPI Connector
Trace Support through 60pin MIPI Connector
Includes adapters for 14pin and 20pin CTI
Introduction www.ti.com
4 Jacinto7 J721E/DRA829/TDA4VM Evaluation Module (EVM) SPRUIS4D – MAY 2020 – REVISED MARCH 2022
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments J721E and is the answer not in the manual?

Texas Instruments J721E Specifications

General IconGeneral
BrandTexas Instruments
ModelJ721E
CategoryMotherboard
LanguageEnglish

Related product manuals