EasyManua.ls Logo

ZiLOG Z8

ZiLOG Z8
166 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
lnaex
-H-
Half-Carry
flag
(H)
(see
Flags)
Handshake
operations,
9:8ff
-1-
Immediate Data
addressing
(1M)
(see
Addressing
modes)
Indexed
addressing
(X)
(see
Addressing
modes)
I
ndirect
Register
addressing
«(i!'R)
(see
Addressing
Modes)
Input/Output
(I/O),
1:3,
2:2,
6:2,
7:1,
12:1ff
Parallel,
1:3,
2:2
Ports,
1:3,2:2,6:2,7:1,
9:1ff
Serial,
1
:3,
2:2,12:
1ff
Instruction
pipelining,
6:7,
6:8,
7:6
Instruction
set,
1:1,
2:2,
5:1ff,
C:1
Instruction
summary,
5:6
Instruction
timing,
6:7,
6:9,
j:6
Interrupts,
8:5,
10:1ff
Polled,
2:2,
10:7
Vectored,
1:1, 1:3,
2:2,
8:5,
10:6
Interrupt
Mask
Register
(IMR),
3:3,
10:1, 10:5,
10:7
Interrupt
Priority
Register
(IPR),
3:3,
10:1,
10:4,
10:7
Interrupt
Request
Register
(IRQ),
3:3,
8:2,
10:1,
10:5,
10:7
Interrupt
Request
signal
(IRQ),
10:1ff
-L-
Load
bit,
11:3
-M-
Memory,
1:1ff,
2:1,
3:1ff,
3:5
Data,
2:1,
3:1,
3:5,
7:4
Program,
2:1,
3:1,
3:3
RAM,
1:
1,
1: 4
ROM,
1:1,
1:2,
1:3,
3:3
-0-
Opcode
map,
C:1
Oscillator,
clock,
1:3,
2:2
Overflow
flag
(V)
(see
Flags)
-p-
Parity,
12
:4,
12: 5
Peripheral
registers,
3:3
1-2
. -
~
Port
0,1:4,
6:3,
7:2, 7:4,
9:1ff
External
interface,
6:1ff,
7:1ff
Handshake,
9:3
Read/Write,
7:4,
9:3
Port
0-1
Mode
register
(P01M),
3:3,
3:6,
6:2ff,
7:3ff,
9:3ff
Port
1,
1:4,
9:4
Handshake,
9:4
Read/Write,
9:4
Port
2,
9:5
Handshake,
9:5
Read/Write,
9:5
Port
2
Mode
register
(P2M),
3:3,
9:5
Port
3,
9:6
Handshake,
9:6
Read/Write,
9:6
Special
functions,
9:7
Port
3
Mode
register
(P3M),
3:3,
6:3, 7:5,
9:6,
12:2,
12:5
Power-down
option,
1:1,
1:3,
2:2,
8:3
Prescaler
registers
(PREO,
PRE1),
1:3,
3:3,
11
:3ff,
12:3
Program Counter (PC),
3:3,
3:4,
3:6
Program
memory,
2:1,
3:1,
3:3
Protopack Emulator (Z8603/13),
1:4,2:2,
A:1
-R-
RAM
memory,
1:1,
1:4
Read/Write
(R/W)
signal,
3:3,
6:1, 6:4,
7:1, 7:5,
8:1
Ready
(ROY)
signal,
9:8
Receiver, 12:3
Receiver
Shift
register,
12:3
Register
addressing
(R)
(see
Addressing
modes)
Register
file,
1:3, 1:4,
2:1,
2:2,
3:1-2
Register
pairs,
2:2,
4:1
Register
Pointer
(RP),
1:3,
3:2,
4:1
Registers,
3:3,
3:6,
6:1
ff,
7:1
ff,
9:3ff,
11
:3ff,
12:5
Control,
3:3,
B:1
Error
conditions,
3:2
Peripheral,
3:3
Mode,
3:3, 3:6,
6:2ff,
7:3ff,
9:3ff,
11
:3,
12:5
Relative
addressing
(RA)
(see
Addressing
modes)
Reset,
3:4,
6:2,
6:10,
7:2, 7:6,
8:1ff,
12:6
Z8601/11,
6:2,
6:10
Z8681,
7:2,
7:6
Z8682,
7:2,
7:6,
8:4
RESET
signal,
6:2,
7:2,
8:1, 8:2,
8:3
ROM
(Read-Only
Memory)
1:1,
1:2,
1:3,
3:3
ROMless
applications
(see
Z8681/82, Z8603/13)

Table of Contents

Other manuals for ZiLOG Z8

Related product manuals