Need help?Do you have a question about the ZiLOG Z8 and is the answer not in the manual?
Overview of the Z8 MCU product line, its applications, and packaging options.
Details the core features of the Z8 MCU family, including registers, I/O, timers, and interrupts.
Outlines the available address spaces for the Z8 MCU: register, program, and data memory.
Describes the structure, layout, and register map of the Z8 standard register file.
Details the expansion of the register file into banks for additional features and peripherals.
Explains the standard and expanded registers governing CPU control and on-chip peripherals.
Covers the reserved areas and organization of program memory, including interrupt vectors.
Describes the interface for accessing external program and data memory.
Explains stack operations, location selection, and stack pointer management.
Details the Z8 MCU's clock circuitry, sources, and frequency control mechanisms.
Explains software control of the internal system clock and divide-by-16 prescaler.
Covers software control of the oscillator for EMI and operation, including layout rules.
Explains the use of LC networks and RC oscillators for XTAL clock generation.
Covers Z8 MCU reset conditions, timing, and initialization procedures.
Details the hardware RESET pin and internal Power-On Reset operation.
Explains the WDT as a fail-safe mechanism for MCU resets.
Describes the timer circuit used for the Power-On Reset (POR) function.
Overview of the Z8's I/O lines, grouping into ports, and general capabilities.
Details the I/O operation of Port 0, including general I/O and handshake modes.
Describes the I/O operation of Port 1, including general I/O and handshake modes.
Explains the general I/O operation of Port 2 and its configurations.
Covers the unique structure and I/O capabilities of Port 3, including special functions.
Details how Ports 0, 1, and 2 use Port 3 for asynchronous data transfer handshake.
Describes port register states and behavior after hardware, WDT, or POR resets.
Explains the two on-chip analog comparators and their programming.
Covers open-drain configuration, Low EMI mode, and auto latches for I/O protection.
Introduces the Z8 MCU's counter/timers, prescalers, and associated registers.
Explains how counter/timers are started, stopped, and controlled via Timer Mode Register.
Details prescaler operations, count modes, and calculating time intervals.
Describes TOUT modes for outputting timer states and TIN modes for external clocking.
Explains cascading counters for longer intervals and reset conditions.
Lists and describes interrupt sources and control registers (IRQ, IMR, IPR).
Explains the logic and timing of the Interrupt Request (IRQ) register.
Covers the process of initializing interrupt priority, mask, and request registers.
Explains vectored interrupt sequences and polled interrupt handling methods.
Describes the HALT mode for reducing power consumption by suspending CPU clock.
Explains the STOP mode for lowest standby current by turning off clocks.
Details the SMR register for configuring STOP-Mode Recovery sources and delays.
Introduces the UART for serial data and explains bit-rate generation.
Covers the UART receiver functionality, including shift register and data formats.
Details the UART transmitter functionality, including parity and data formats.
Describes UART register states and behavior after reset.
Introduces the SPI interface, pin configuration, and registers.
Explains SPI receive character available status and overrun conditions.
Overview of Z8 external memory interfacing capabilities and pins.
Briefly describes pins associated with the Z8 MCU external memory interface.
Details how to configure ports for external addressing and memory mapping.
Explains Z8 stack operations in external memory and data memory addressing.
Illustrates typical data transfers on the external bus and extended bus timing.
Shows typical instruction cycle timing for memory-fetched instructions.
Introduces the six addressing modes provided by the Z8 microcontroller.
Explains 8-bit and 4-bit register addressing modes.
Details indirect register addressing for accessing operands via registers.
Explains indexed addressing using a register offset for address calculation.
Describes direct addressing for specifying the next instruction address.
Covers relative addressing for jumps based on PC displacement.
Explains immediate addressing where the operand is part of the instruction.
Lists Z8 instructions grouped by function: Load, Arithmetic, Logical, etc.
Describes the Z8's status flags (Carry, Zero, Sign, Overflow, etc.) and their meanings.
Summarizes flag settings used for conditional jump instructions.
Explains the shorthand notation for operands, modes, and binary encoding.
Provides a summary of Z8 instructions with opcodes, cycles, and address modes.
Details the format, operation, flags, and examples for individual Z8 instructions.
To Next Page
General
