EasyManua.ls Logo

ACT apricot - Siopindetail

ACT apricot
328 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
SERIAL INTERFACE
Write Register 1.
This
register enables/disables
the
transmit,
receive
and
external/status
interrupts
and also
controls
the
DMA
request
output.
D7
DO
1 0 1 x 1 x 1
D51
D41
x 1
DIlDO
1
Wri
te
Register
1
I
o Ext.
Interrupt
masked
1 Ext.
Interrupt
enabled
o
Tx
Interrupt
masked
1
Tx
Interrupt
enabled
o 0
Rx
Interrupts
masked
1 0
Interrupt
on
all
Rx
characters,
parity
affects
vector.
Interrupt
on
all
Rx
characters,
parity
does not
affect
vector.
--DMA
output
inhibited
SIO
PIN
DETAIL
The
two
SIO
communication
channels
are designated
channel
A (used for
the
RS232C link)
and
channel
B (used
for
the
keyboard link).
On
the
block
diagram
at
the
beginning of
the
chapter,
connections
to
channel
A are
denoted by
the
suffix A (e.g. TxDAJ,
and
to
channel
B by
the
suffix B (e.g. RxDB). All
the
remaining
inputs
and
outputs
of
the
SIO are
connections
to
the
processors. A description of
each
pin
is detailed
on
the
following pages.

Table of Contents

Other manuals for ACT apricot