ARM Cortex-R4 - Page 417

Cycle Timings and Interlock Behavior
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. C-23
ID073015 Non-Confidential
Note
In the examples, R0 and sp are 64-bit aligned addresses. The instructions PUSH and POP always
use the
sp register for the base address.