ARM Cortex-R4 - B.2 Processor timing parameters

AC Characteristics
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. B-3
ID073015 Non-Confidential
B.2 Processor timing parameters
This section describes the input and output port timing parameters for the processor.
The maximum timing parameter or constraint delay for each processor signal applied to the SoC
is given as a percentage in Table B-1 to Table B-17 on page B-11. The input and output delay
columns provide the maximum and minimum time as a percentage of the processor clock cycle
given to the SoC for that signal.
This section describes:
• Input port timing parameters
• Output ports timing parameters on page B-8.
B.2.1 Input port timing parameters
Table B-1 shows the timing parameters for the miscellaneous input ports.
Table B-2 shows the timing parameters for the configuration input port.
Table B-1 Miscellaneous input ports timing parameters:
Input delay
minimum
Input delay
maximum
Signal name
Clock uncertainty 10% nRESET
Clock uncertainty 10% nSYSPORESET
Clock uncertainty 10% PRESETDBGn
Clock uncertainty 50% nCPUHALT
Clock uncertainty 20% DBGNOCLKSTOP
Table B-2 Configuration input port timing parameters
Input delay
minimum
Input delay
maximum
Signal name
Clock uncertainty 20% VINITHI
Clock uncertainty 20% CFGEE
Clock uncertainty 20% CFGIE
Clock uncertainty 20% INITRAMA
Clock uncertainty 20% INITRAMB
Clock uncertainty 20% LOCZRAMA
Clock uncertainty 20% TEINIT
Clock uncertainty 20% CFGNMFI
Clock uncertainty 20% CFGATCMSZ[3:0]
Clock uncertainty 20% CFGBTCMSZ[3:0]
Clock uncertainty 20% PARECCENRAM[2:0]
Clock uncertainty 20% ERRENRAM[2:0]