ARM Cortex-R4 - Page 392

AC Characteristics
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. B-11
ID073015 Non-Confidential
Table B-15 shows the timing parameters for the ETM interface output ports.
Table B-16 shows the timing parameters for the test output ports.
Table B-17 shows the timing parameters for the TCM interface output ports.
Table B-15 ETM interface output ports timing parameters
Output delay
minimum
Output delay
maximum
Signal name
Clock uncertainty 50% ETMICTL[13:0]
Clock uncertainty 50% ETMIA[31:1]
Clock uncertainty 50% ETMDCTL[11:0]
Clock uncertainty 50% ETMDA[31:0]
Clock uncertainty 50% ETMDD[63:0]
Clock uncertainty 50% ETMCID[31:0]
Clock uncertainty 50% ETMWFIPENDING
Clock uncertainty 50% EVNTBUS[46:0]
Table B-16 Test output ports timing parameters
Output delay
minimum
Output delay
maximum
Signal name
Clock uncertainty 50% MBISTDOUT[71:0]
Clock uncertainty 50% nVALIRQ
Clock uncertainty 50% nVALFIQ
Clock uncertainty 50% nVALRESET
Clock uncertainty 50% VALEDBGRQ
Table B-17 TCM interface output ports timing parameters
Output delay
minimum
Output delay
maximum
Signal name
Clock uncertainty 45% ATCEN0
Clock uncertainty 45% ATCEN1
Clock uncertainty 45% ATCADDR[22:3]
Clock uncertainty 45% ATCBYTEWR[7:0]
Clock uncertainty 45% ATCSEQ
Clock uncertainty 45% ATCDATAOUT[63:0]
Clock uncertainty 45% ATCPARITYOUT[13:0]
Clock uncertainty 45% ATCACCTYPE[2:0]
Clock uncertainty 45% ATCWE