ARM Cortex-R4 - Page 391

AC Characteristics
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. B-10
ID073015 Non-Confidential
Table B-14 shows the timing parameters for the debug interface output ports.
Clock uncertainty 60% BRESPS[1:0]
Clock uncertainty 60% BVALIDS
Clock uncertainty 60% ARREADYS
Clock uncertainty 60% RIDS[7:0]
Clock uncertainty 60% RDATAS[63:0]
Clock uncertainty 60% RRESPS[1:0]
Clock uncertainty 60% RLASTS
Clock uncertainty 60% RVALIDS
Clock uncertainty 60% BPARITYS
Clock uncertainty 60% RPARITYS
Clock uncertainty 50% AXISPARERR[2:0]
Table B-14 Debug interface output ports timing parameters
Output delay
minimum
Output delay
maximum
Signal name
Clock uncertainty 50% PRDATADBG[31:0]
Clock uncertainty 50% PREADYDBG
Clock uncertainty 50% PSLVERRDBG
Clock uncertainty 50% DBGNOPWRDWN
Clock uncertainty 50% DBGACK
Clock uncertainty 50% DBGTRIGGER
Clock uncertainty 50% DBGRESTARTED
Clock uncertainty 50% DBGRSTREQ
Clock uncertainty 50% COMMTX
Clock uncertainty 50% COMMRX
Table B-13 AXI slave output ports timing parameters (continued)
Output delay
minimum
Output delay
maximum
Signal name