ARM Cortex-R4 - Page 390

AC Characteristics
ARM DDI 0363G Copyright © 2006-2011 ARM Limited. All rights reserved. B-9
ID073015 Non-Confidential
Table B-13 shows the timing parameters for the AXI slave output ports.
Clock uncertainty 60% AWPROTM[2:0]
Clock uncertainty 60% AWUSERM[4:0]
Clock uncertainty 60% AWVALIDM
Clock uncertainty 60% WIDM[3:0]
Clock uncertainty 60% WDATAM[63:0]
Clock uncertainty 60% WSTRBM[7:0]
Clock uncertainty 60% WLASTM
Clock uncertainty 60% WVALIDM
Write response channel
Clock uncertainty 60% BREADYM
Clock uncertainty 60% ARIDM[3:0]
Clock uncertainty 60% ARADDRM[31:0]
Clock uncertainty 60% ARLENM[3:0]
Clock uncertainty 60% ARSIZEM[2:0]
Clock uncertainty 60% ARBURSTM[1:0]
Clock uncertainty 60% ARLOCKM[1:0]
Clock uncertainty 60% ARCACHEM[3:0]
Clock uncertainty 60% ARPROTM[2:0]
Clock uncertainty 60% ARUSERM[4:0]
Clock uncertainty 60% ARVALIDM
Clock uncertainty 60% RREADYM
Clock uncertainty 60% AWPARITYM
Clock uncertainty 60% WPARITYM
Clock uncertainty 60% ARPARITYM
Clock uncertainty 50% AXIMPARERR[1:0]
Table B-13 AXI slave output ports timing parameters
Output delay
minimum
Output delay
maximum
Signal name
Clock uncertainty 60% AWREADYS
Clock uncertainty 60% WREADYS
Clock uncertainty 60% BIDS[7:0]
Table B-12 AXI master output port timing parameters (continued)
Output delay
minimum
Output delay
maximum
Signal name