EasyManuals Logo

Enclustra Mars ZX3 User Manual

Enclustra Mars ZX3
48 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #36 background imageLoading...
Page #36 background image
3.4.1 JTAG on Module Connector
Signal Name Module Connector Pin Resistor
JTAG_TCK 158 22 k pull-up to VCC_CFG_PS_B13_B33
JTAG_TMS 162 SoC internal pull-up
JTAG_TDI 160 SoC internal pull-up
JTAG_TDO 164 -
Table 35: JTAG Interface
3.4.2 External Connectivity
JTAG signals can be connected directly on the base board to a JTAG connector. No pull-up/pull-down re-
sistors are necessary. The VREF pin of the programmer must be connected to VCC_CFG_PS_B13_B33.
It is recommended to add 22 series termination resistors between the module and the JTAG header, close
to the source. Please refer to the Enclustra Module Pin Connection Guidelines for details on JTAG interface.
3.5 QSPI Boot Mode
In the QSPI boot mode, the PS boots from the QSPI flash located on the module. The flash device is con-
nected to the PS MIO pins 1-6.
In order to boot from the QSPI flash, the user must enable the QSPI flash controller in the Vivado block
design and generate a new FSBL to be used for the Zynq boot image creation.
3.6 SD Card Boot Mode
In the SD card boot mode the PS boots from the SD card located on the base board.
For this operation, the following requirements must be met:
The SD card must be connected to MIO pins 40-45
A Zynq boot image must be generated from an SoC design having the SDIO controller enabled
The boot image must be named “boot.bin” and then copied to the SD card
In software versions older than Vivado 2014.4, the card detect check in the Xilinx FSBL must be disabled.
For details, please contact Enclustra Support team.
The SDIO controller must be fed with a reasonable clock frequency. As some versions of the FSBL do
not configure the clock divider in the SDIO controller, a 50 MHz clock is used in the reference design.
For details on SD card boot, please refer to the Xilinx Zynq documentation [18] [20].
3.7 QSPI Flash Programming via JTAG
The Xilinx Vivado and SDK software offer QSPI flash programming support via JTAG. For more information,
please refer to the Xilinx documentation [22].
D-0000-424-004 36 / 48 Version 05, 21.08.2018

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Enclustra Mars ZX3 and is the answer not in the manual?

Enclustra Mars ZX3 Specifications

General IconGeneral
BrandEnclustra
ModelMars ZX3
CategoryControl Unit
LanguageEnglish

Related product manuals