Copyright Reminder
Copyright 2019 by Enclustra GmbH, Switzerland. All rights are reserved.
Unauthorized duplication of this document, in whole or in part, by any means is prohibited without the prior
written permission of Enclustra GmbH, Switzerland.
Although Enclustra GmbH believes that the information included in this publication is correct as of the date
of publication, Enclustra GmbH reserves the right to make changes at any time without notice.
All information in this document is strictly confidential and may only be published by Enclustra GmbH,
Switzerland.
All referenced trademarks are the property of their respective owners.
Document History
Version Date Author Comment
13 15.08.2019 DIUN Added new product variant
12 25.07.2019 DIUN Added information on new variants, on power supplies, corrected
supported voltage range for VCC_BAT, corrected minimum MDIO
clock frequency, other style updates
11 08.05.2019 DIUN Corrected power synchronization frequency domain and duty cycle,
added information on Linux how-to guide
10 05.04.2019 DIUN Updated for revision 4 modules, added information on new product
variants, other style updates
09 03.01.2019 DIUN Added information on voltage monitoring, heat sink, and corrected
power synchronization frequency domain
08 12.09.2018 DIUN Updated assembly drawings for revision 3, other minor corrections
07 27.08.2018 DIUN Updated for revision 3 modules, other style updates
06 20.04.2018 DIUN Minor updates and corrections
05 13.04.2018 DIUN Updated for revision 2 modules, updated DDR timing parameters
04 04.05.2017 DIUN Updated EEPROM map, block diagram and footprint information
03 27.12.2016 DIUN Updates, corrections and additions based on revision 1 modules
02 05.07.2016 DIUN Version 02, preliminary, minor updates and corrections
01 06.06.2016 DIUN Version 01, preliminary
D-0000-428-001 2 / 66 Version 13, 15.08.2019
To Next Page
Loading...
Need help?
General
