EasyManua.ls Logo

Peak PCAN - Page 71

Peak PCAN
74 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
PCAN-Ethernet Gateway FD DR – User Manual
71
CAN (FD)
Supported clock frequencies 80 MHz
Supported bit timing values
Bit Rate Prescaler (BRP)
Propagation Segment
(PROPSEG)
Phase Segment 1 (PSEG1)
Phase Segment 2 (PSEG2)
Synch. Jump Width (SJW)
Nominal
1 - 1024
1-128
1 - 128
1 - 128
1 - 128
Data
1 - 1024
1 - 16
1 - 16
1 - 16
1 - 16
Galvanic isolation Up to 500 V
Internal termination Via solder bridges, not activated at delivery
Electric strength ±20 V
Listen-only mode For both CAN channels separately adjustable
Time stamp resolution 1 μs
LAN
Protocols TCP, UDP
Standard IEEE 802.3
Bit rates 10/100/1000 Mbit/s
Reserved ports 45321: Use for transferring status information
and for executing the handshake between
PCAN-Gateways
Additional features Auto-Sensing with 10/100/1000 Mbit/s
Auto-Crossover
RS232
Bit rates Max. 115200 bit/s
Signal level Max. ±5.4 V typ.
Dielectric strength ±15 V
Microcontroller
CPU AM5716 Sitara with Arm®-Cortex®-A15-Core;
Digital signal processor (DSP);
C66x Floating-Point VLIW DSP max. 750 MHz

Related product manuals