55
8303460000 Rev A IA672-04-01-Rev. I
11.8.16. Set the Questionable Condition Enable Register
When one or more bits in the Questionable Condition Condition Register (see section
11.8.15 above) are set, a bit can be set in the Status Byte (*STB,see section 11.8.6).
This is done by setting bits in the enable register. Changing the value of the enable
register has no affect on the value in the condition register
Syntax: STATus:QUEStionable:ENABle <nn>
Parameter: <nnn> is a number from 0 to 4095. The bit assignments are the
same as the table above
Example: STAT:QUES:ENAB 4095 will cause bit 3 in the Status Byte to
be set if the supply shuts down for any fault
Query: STAT:QUES:ENAB? will return 4094 in the example
11.8.17. Read the Questionable Condition Event Register
This is a fault event register, which means bits are set to “1” as faults occur and they
are not cleared until the register value is read or the *CLS command is sent. For
the fault to be latched as an event, the event bit must be enabled as described in
section 11.8.16.
The bit assignments are the same as the Questionable Condition Condition Register,
described in section 11.8.15 above
Syntax: STATus:QUEStionable[:EVENt]?
Example: STAT:QUES?
Response: <nnn>, a number from 0000 to 04095
Example: 00010 (the supply went into fold-back fault and
then the AC voltage dropped)
11.8.18. Enable All the Event Registers
This command that will enable some of the events for the operational
(section 11.8.13) and all of the events for the questionable (section 11.8.16)
registers.
Sending this command is the same as sending:
STAT:OPER:ENAB 132 and
STAT:QUES:ENAB 4095
Syntax: STATus:PRESet
Example: STAT:PRES
Query: This command has no query form
To Next Page
Loading...
