Programmers Model
3-8 Copyright © 2009 ARM Limited. All rights reserved. ARM DDI 0432C
Non-Confidential ID112415
3.3.1 Binary compatibility with other Cortex processors
The processor implements a binary compatible subset of the instruction set and features
provided by other Cortex-M profile processors. You can move software, including
system level software, from the Cortex-M0 to other Cortex-M profile processors.
To ensure a smooth transition, ARM recommends that code designed to operate on
other Cortex-M profile processor architectures obey the following rules and configure
the Configuration Control Register (CCR) appropriately:
• use word transfers only to access registers in the NVIC and System Control Space
(SCS).
• treat all unused SCS registers and register fields on the processor as
Do-Not-Modify.
• if you use an ARMv7-M processor, configure the following fields in the CCR:
— STKALIGN bit to 1
— UNALIGN_TRP bit to 1
— Leave all other bits in the CCR register as their original value.
To Next Page
Loading...
