Need help?Do you have a question about the ARM Cortex-A76 Core and is the answer not in the manual?
General| Architecture | ARMv8.2-A |
|---|---|
| Microarchitecture | Cortex-A76 |
| Pipeline Depth | 13 stages |
| Frequency | Up to 3.0 GHz |
| Process Technology | 7nm |
| Core Type | Out-of-order |
| NEON | Yes |
| Power Efficiency | Improved over Cortex-A75 |
| Performance Improvement | 35% over Cortex-A75 |
| Core Count | 1-4 cores per cluster |
| ISA Support | AArch64 and AArch32 |
| Branch Prediction | Yes |
| L1 Data Cache | 32KB, per core |
| L2 Cache | 256KB or 512KB, per core |
| L3 Cache | Up to 4MB |
| Memory Support | LPDDR4, LPDDR4X, DDR4 |
| DynamIQ Shared Unit (DSU) | DynamIQ Shared Unit (DSU) |
| Cryptography Extensions | Yes |
| Virtualization Support | Yes |
| L1 Cache | 64 KB per core |
Provides an overview of the Cortex-A76 core and its features.
Describes the power domains and the power modes in the Cortex-A76 core.
Describes the Memory Management Unit (MMU) of the Cortex-A76 core.
Describes the RAS features implemented in the Cortex-A76 core.
Describes the system registers in the AArch64 state.
Describes the error registers accessed by the AArch64 error registers.
Describes the Advanced SIMD and floating-point registers.
Describes the Cortex-A76 core debug registers and shows examples of how to use them.
Describes the Performance Monitor Unit (PMU) and the registers that it uses.
Describes the ETM for the Cortex-A76 core.
Describes the debug registers in the AArch32 Execution state and shows examples of how to use them.
Describes the debug registers in the AArch64 Execution state and shows examples of how to use them.
Describes the memory-mapped debug registers and shows examples of how to use them.
Describes the AArch32 PMU registers and shows examples of how to use them.
Describes the AArch64 PMU registers and shows examples of how to use them.
Describes the memory-mapped PMU registers and shows examples of how to use them.
Describes the ETM registers.
Describes cases where Cortex-A76 diverges from Armv8 AArch32 UNPREDICTABLE behaviors.
Describes the technical changes between released issues of this book.
To Next Page
