C2.4 PMU interrupts
The Cortex-A76 core asserts the nPMUIRQ signal when the PMU generates an interrupt.
You can route this signal to an external interrupt controller for prioritization and masking. This is the
only mechanism that signals this interrupt to the core.
This interrupt is also driven as a trigger input to the CTI. See the Arm
®
DynamIQ
™
Shared Unit Technical
Reference Manual for more information.
C2 Performance Monitor Unit
C2.4 PMU interrupts
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
C2-383
Non-Confidential