Need help?Do you have a question about the ARM ARM926EJ-S and is the answer not in the manual?
General| Architecture | ARMv5TE |
|---|---|
| Core | ARM926EJ-S |
| Cores | 1 |
| Clock Speed | Up to 300 MHz |
| Pipeline | 5-stage |
| Instruction Set | ARM, Thumb, Jazelle |
| MMU | Yes |
| Jazelle DBX | Yes |
| JTAG Debug | Yes |
| Voltage | 1.2 V to 1.5 V |
Describes the role of the system control coprocessor (CP15) in configuring the ARM926EJ-S processor.
Lists the 16 CP15 registers and their read/write functions.
Details various CP15 registers like ID Code, Control, MMU, Cache, and TLB registers.
Explains the Control Register (c1) for enabling caches and MMU.
Details the Domain Access Control Register (c3) for memory access control.
Describes the Fault Status Registers (c5) for identifying fault causes.
Explains registers c9 for controlling cache lockdown and TCM regions.
Details the Test and Debug Register (c15) for device-specific operations.
Introduces the ARMv5 MMU, virtual memory features, and TLB structure.
Explains the process of translating Virtual Addresses (VA) to Physical Addresses (PA) via MVAs.
Details the types of faults generated by the MMU and CPU aborts.
Describes how domains and access permissions control memory access.
Outlines the MMU's sequence for checking access faults for sections and pages.
Explains how external aborts are generated for AHB bus transfers.
Describes the structure of the unified Translation Lookaside Buffer (TLB).
Introduces the Instruction Cache, Data Cache, and write buffer.
Explains how to enable the ICache and DCache using CP15 c1 bits.
Details the priority of access between TCM and caches for instruction and data.
Introduces the TCM interface, its purpose, and relationship to the ARM9EJ-S core.
Explains multi-cycle and zero wait state access timing for TCM.
Describes the ARM926EJ-S Bus Interface Unit (BIU) for arbitrating AHB requests.
Details the steps required for an IMB operation: cleaning DCache, draining buffer, synchronizing streams, invalidating ICache.
Describes the signals for the Tightly-Coupled Memory (TCM) interface.
Allows modification of ARM926EJ-S core behavior for debug.
To Next Page
