EasyManuals Logo

ARM ARM926EJ-S User Manual

ARM ARM926EJ-S
248 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #133 background imageLoading...
Page #133 background image
Tightly-Coupled Memory Interface
ARM DDI0198D Copyright © 2001-2003 ARM Limited. All rights reserved. 5-25
Figure 5-16 TCM subsystem that uses wait states for nonsequential accesses
The address and chip-select inputs to the ROM are pipelined with respect to the
ARM926EJ-S TCM interface outputs. An address incrementer is used to generate
sequential addresses. The output of the incrementer is captured at the end of every cycle
where the ROM CS chip select is active. The address source for the ROM is switched
over to the registered version of IRADDR when a nonsequential access occurs.
Figure 5-17 on page 5-26 shows the timing of the ROM address, chip-select, and read
data relative to the ARM926EJ-S TCM interface signals. The address supplied to the
ROM can either be behind, in sync with, or ahead of IRADDR, depending on the type
of memory access and the presence of idle cycles.
ROM
IRRD[31:0]
IRADDR[17:0]
IRCS
IRSEQ
IRWAIT
CS
A
RD
ARM926EJ-S
1
0
EN
+1

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the ARM ARM926EJ-S and is the answer not in the manual?

ARM ARM926EJ-S Specifications

General IconGeneral
BrandARM
ModelARM926EJ-S
CategoryComputer Hardware
LanguageEnglish

Related product manuals