ARM Cortex-A76 Core

A7.2 About the L2 cache
The integrated L2 cache is the Point of Unification for the Cortex-A76 core. It handles both instruction
and data requests from the instruction side and data side of each core respectively.
When fetched from the system, instructions are allocated to the L2 cache and can be invalidated during
maintenance operations.
The L2 cache is invalidated automatically at reset unless the DISCACHEINVLD signal is set HIGH
when the Cortex-A76 core is reset. This signal must be used only in diagnostic mode. If caches are not
invalidated on reset, their functionality cannot be guaranteed. See the Arm
®
DynamIQ
™
Shared Unit
Technical Reference Manual for more information on the DISCACHEINVLD signal.
A7 Level 2 memory system
A7.2 About the L2 cache
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
A7-99
Non-Confidential