ARM Cortex-A76 Core User Manual

Chapter A1
Introduction
This chapter provides an overview of the Cortex-A76 core and its features.
It contains the following sections:
• A1.1 About the core on page A1-26.
• A1.2 Features on page A1-27.
• A1.3 Implementation options on page A1-28.
• A1.4 Supported standards and specifications on page A1-29.
• A1.5 Test features on page A1-30.
• A1.6 Design tasks on page A1-31.
• A1.7 Product revisions on page A1-32.
100798_0300_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
A1-25
Non-Confidential

ARM Cortex-A76 Core Specifications

General

Architecture	ARMv8.2-A
Microarchitecture	Cortex-A76
Pipeline Depth	13 stages
Frequency	Up to 3.0 GHz
Process Technology	7nm
Core Type	Out-of-order
NEON	Yes
Power Efficiency	Improved over Cortex-A75
Performance Improvement	35% over Cortex-A75
Core Count	1-4 cores per cluster
ISA Support	AArch64 and AArch32
Branch Prediction	Yes
L1 Data Cache	32KB, per core
L2 Cache	256KB or 512KB, per core
L3 Cache	Up to 4MB
Memory Support	LPDDR4, LPDDR4X, DDR4
DynamIQ Shared Unit (DSU)	DynamIQ Shared Unit (DSU)
Cryptography Extensions	Yes
Virtualization Support	Yes
L1 Cache	64 KB per core