ARM Cortex-A76 Core

B3.7 ERR0PFGCDNR, Error Pseudo Fault Generation Count Down Register
ERR0PFGCDNR is the Cortex-A76 node register that generates one of the errors that are enabled in the
corresponding ERR0PFGCTL register.
Bit field descriptions
ERR0PFGCDNR is a 32-bit register and is RW.
31
0
CDN
Figure B3-5 ERR0PFGCDNR bit assignments
CDN, [31:0]
Count Down value. The reset value of the Error Generation Counter is used for the countdown.
Configurations
There are no configuration options.
ERR0PFGCDNR resets to UNKNOWN.
When ERRSELR.SEL==0, ERR0PFGCDNR is accessible from B2.43 ERXPFGCDNR_EL1,
Selected Error Pseudo Fault Generation Count Down Register, EL1 on page B2-203.
B3 Error system registers
B3.7 ERR0PFGCDNR, Error Pseudo Fault Generation Count Down Register
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
B3-302
Non-Confidential