EasyManua.ls Logo

ARM Cortex-A76 Core

ARM Cortex-A76 Core
602 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
C3.3 AMU counters
The Cortex-A76 core implements five counters, 0-4. The activity monitor counters,
CPUAMEVCNTR0-4, have the following characteristics:
All events are counted in 64-bit wrapping counters that overflow when they wrap. There is no support
for overflow status indication or interrupts.
Counters monitoring cycle events do not increment when the core is in WFI or WFE state.
Events 0, 1, 2, 3, and 4 are fixed, and the CPUAMEVTYPER<n> evtCount bits are read-only.
C3 Activity Monitor Unit
C3.3 AMU counters
100798_0300_00_en Copyright © 2016–2018 Arm Limited or its affiliates. All rights
reserved.
C3-388
Non-Confidential

Table of Contents

Related product manuals