Need help?Do you have a question about the ARM Cortex A9 and is the answer not in the manual?
General| Architecture | ARMv7-A |
|---|---|
| Cores | 1-4 |
| SIMD Extensions | NEON |
| ISA | ARM |
| Microarchitecture | Cortex-A9 |
| Instruction Width | 32-bit |
| Data Width | 32-bit |
| MMU | Yes |
| Instruction Set | ARMv7-A |
| Clock Speed | Up to 2 GHz |
| L1 Cache | 32 KB Instruction, 32 KB Data (per core) |
| Process Technology | 40 nm, 28 nm |
| Floating Point Unit | VFPv3 |
| Pipeline Depth | 8 stages |
| Power Consumption | Low power design |
Introduces the Cortex-A9 processor, its features, and architecture.
Lists the key features of the Cortex-A9 processor.
Provides a top-level overview of the Cortex-A9 processor's functions.
Details the processor's mechanisms for dynamic and static power dissipation.
Introduces the CP15 system control coprocessor and its main functions.
Provides a summary of the CP15 system control registers by CRn order and function.
Details implementation-defined CP15 system control registers.
Provides detailed descriptions of the CP14 Jazelle DBX registers.
Explains how the MMU translates virtual to physical addresses and controls memory.
Describes the organization of the Translation Lookaside Buffer (TLB).
Describes the L1 memory system, including caches and their features.
Details the L1 instruction memory system, branch prediction, and caching.
Describes the L1 data memory system, including cache and monitor.
Describes the Cortex-A9's L2 interface, including AXI bus masters.
Describes the PLE control registers accessed via CP15 c11.
Details operations for managing the PLE, such as flush, pause, and resume.
Explains the ARMv7 debug architecture and the Cortex-A9 debug interface.
Summarizes the CP14 interface debug registers.
Provides detailed descriptions of debug registers like BVRs and WCRs.
Defines standardized registers for CoreSight components.
Details the APB slave port for accessing debug registers and authentication signals.
Introduces the PMU and its six counters for gathering processor statistics.
Summarizes the PMU counters and control registers accessible via CP15.
Defines standardized registers for PMU management.
Lists architectural and Cortex-A9 specific events for performance monitoring.
Lists the PMU event bus signals and their correlation to event numbers.
Explains external debug interface signals like authentication and APB.
Details cycle timings for single load/store and load/store multiple operations.
To Next Page
