EasyManua.ls Logo

ARM Cortex A9 - Chapter 7 Level 1 Memory System

ARM Cortex A9
213 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
ARM DDI 0388I Copyright © 2008-2012 ARM. All rights reserved. 7-1
ID073015 Non-Confidential
Chapter 7
Level 1 Memory System
This chapter describes the L1 Memory System. It contains the following sections:
About the L1 memory system on page 7-2
Security Extensions support on page 7-4
About the L1 instruction side memory system on page 7-5
About the L1 data side memory system on page 7-8
About DSB on page 7-10
Data prefetching on page 7-11
Parity error support on page 7-12.

Table of Contents

Related product manuals